AliPhysics  f05a842 (f05a842)
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
AliEmcalTriggerMakerKernel.cxx
Go to the documentation of this file.
1 /**************************************************************************
2  * Copyright(c) 1998-2015, ALICE Experiment at CERN, All rights reserved. *
3  * *
4  * Author: The ALICE Off-line Project. *
5  * Contributors are mentioned in the code where appropriate. *
6  * *
7  * Permission to use, copy, modify and distribute this software and its *
8  * documentation strictly for non-commercial purposes is hereby granted *
9  * without fee, provided that the above copyright notice appears in all *
10  * copies and that both the copyright notice and this permission notice *
11  * appear in the supporting documentation. The authors make no claims *
12  * about the suitability of this software for any purpose. It is *
13  * provided "as is" without express or implied warranty. *
14  **************************************************************************/
15 #include <iostream>
16 #include <vector>
17 #include <cstring>
18 #include <fstream>
19 
20 #include <TArrayI.h>
21 #include <TObjArray.h>
22 
23 #include "AliAODCaloTrigger.h"
24 #include "AliEMCALGeometry.h"
25 #include "AliEMCALTriggerConstants.h"
26 #include "AliEMCALTriggerDataGrid.h"
27 #include "AliEMCALTriggerPatchInfo.h"
28 #include "AliEMCALTriggerPatchFinder.h"
29 #include "AliEMCALTriggerAlgorithm.h"
30 #include "AliEMCALTriggerRawPatch.h"
33 #include "AliLog.h"
34 #include "AliVCaloCells.h"
35 #include "AliVCaloTrigger.h"
36 #include "AliVEvent.h"
37 #include "AliVVZERO.h"
38 
42 
44  TObject(),
45  fBadChannels(),
46  fOfflineBadChannels(),
47  fFastORPedestal(5000),
48  fTriggerBitConfig(NULL),
49  fPatchFinder(NULL),
50  fLevel0PatchFinder(NULL),
51  fL0MinTime(7),
52  fL0MaxTime(10),
53  fMinCellAmp(0),
54  fMinL0FastORAmp(0),
55  fMinL1FastORAmp(0),
56  fBkgThreshold(-1),
57  fL0Threshold(0),
58  fIsMC(kFALSE),
59  fDebugLevel(0),
60  fMaxAbsCellTime(1.),
61  fMinCellAmplitude(0.),
62  fApplyOnlineBadChannelsToOffline(kFALSE),
63  fGeometry(NULL),
64  fPatchAmplitudes(NULL),
65  fPatchADCSimple(NULL),
66  fPatchADC(NULL),
67  fLevel0TimeMap(NULL),
68  fTriggerBitMap(NULL),
69  fADCtoGeV(1.)
70 {
71  memset(fThresholdConstants, 0, sizeof(Int_t) * 12);
72  memset(fL1ThresholdsOffline, 0, sizeof(ULong64_t) * 4);
73 }
74 
76  delete fPatchAmplitudes;
77  delete fPatchADCSimple;
78  delete fPatchADC;
79  delete fLevel0TimeMap;
80  delete fTriggerBitMap;
81  delete fPatchFinder;
82  delete fLevel0PatchFinder;
84 }
85 
87  if (!fTriggerBitConfig) {
88  AliWarning("Trigger bit configuration was not provided! Assuming new bit configuration (>= 2013).");
89  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
90  SetTriggerBitConfig(triggerBitConfig);
91  }
92 
98 
99  // Allocate containers for the ADC values
100  int nrows = fGeometry->GetNTotalTRU() * 2;
101  std::cout << "Allocating channel grid with 48 columns in eta and " << nrows << " rows in phi" << std::endl;
102  fPatchAmplitudes->Allocate(48, nrows);
103  fPatchADC->Allocate(48, nrows);
104  fPatchADCSimple->Allocate(48, nrows);
105  fLevel0TimeMap->Allocate(48, nrows);
106  fTriggerBitMap->Allocate(48, nrows);
107 }
108 
109 void AliEmcalTriggerMakerKernel::AddL1TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
110 {
112  AliEMCALTriggerAlgorithm<double> *trigger = new AliEMCALTriggerAlgorithm<double>(rowmin, rowmax, bitmask);
113  trigger->SetPatchSize(patchSize);
114  trigger->SetSubregionSize(subregionSize);
115  fPatchFinder->AddTriggerAlgorithm(trigger);
116 }
117 
118 void AliEmcalTriggerMakerKernel::SetL0TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
119 {
121  fLevel0PatchFinder = new AliEMCALTriggerAlgorithm<double>(rowmin, rowmax, bitmask);
122  fLevel0PatchFinder->SetPatchSize(patchSize);
123  fLevel0PatchFinder->SetSubregionSize(subregionSize);
124 }
125 
127 {
128  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
129  SetTriggerBitConfig(triggerBitConfig);
130 
131  // Initialize patch finder
132  if (fPatchFinder) delete fPatchFinder;
134 
135  SetL0TriggerAlgorithm(0, 103, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
136  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
137  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
138  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit() | 1<<fTriggerBitConfig->GetBkgBit(), 8, 4);
139  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit() | 1<<fTriggerBitConfig->GetBkgBit(), 8, 4);
140 }
141 
143 {
144  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
145  SetTriggerBitConfig(triggerBitConfig);
146 
147  // Initialize patch finder
148  if (fPatchFinder) delete fPatchFinder;
150 
151  SetL0TriggerAlgorithm(0, 103, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
152  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
153  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
154  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit(), 16, 4);
155  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit(), 8, 4);
156 }
157 
159 {
160  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
161  SetTriggerBitConfig(triggerBitConfig);
162 
163  // Initialize patch finder
164  if (fPatchFinder) delete fPatchFinder;
166 
167  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
168  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
169  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit(), 16, 4);
170 }
171 
173 {
174  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigOld();
175  SetTriggerBitConfig(triggerBitConfig);
176 
177  // Initialize patch finder
178  if (fPatchFinder) delete fPatchFinder;
180 
181  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
182  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit(), 2, 1);
183  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit(), 16, 4);
184 }
185 
187 {
188  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigOld();
189  SetTriggerBitConfig(triggerBitConfig);
190 
191  // Initialize patch finder
192  if (fPatchFinder) delete fPatchFinder;
194 
195  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
196  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit(), 2, 1);
197  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit(), 16, 4);
198 }
199 
201 {
202  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigOld();
203  SetTriggerBitConfig(triggerBitConfig);
204 
205  // Initialize patch finder
206  if (fPatchFinder) delete fPatchFinder;
208 
209  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
210 }
211 
213 {
214  Short_t absId = 0;
215 
216  while (stream.good()) {
217  stream >> absId;
218  AddOfflineBadChannel(absId);
219  }
220 }
221 
223 {
224  std::ifstream file(fname);
226 }
227 
229 {
230  Short_t absId = -1;
231 
232  while (stream.good()) {
233  stream >> absId;
234  AddFastORBadChannel(absId);
235  }
236 }
237 
239 {
240  std::ifstream file(fname);
242 }
243 
245 {
246  if (absId < 0 || absId >= fFastORPedestal.GetSize()) {
247  AliWarning(Form("Abs. ID %d out of range (0,5000)", absId));
248  return;
249  }
250  fFastORPedestal[absId] = ped;
251 }
252 
254 {
255  Short_t absId = 0;
256  Float_t ped = 0;
257  while (stream.good()) {
258  stream >> ped;
259  SetFastORPedestal(absId, ped);
260  absId++;
261  }
262 }
263 
265 {
266  std::ifstream file(fname);
268 }
269 
271  fPatchAmplitudes->Reset();
272  fPatchADC->Reset();
273  fPatchADCSimple->Reset();
274  fLevel0TimeMap->Reset();
275  fTriggerBitMap->Reset();
276  memset(fL1ThresholdsOffline, 0, sizeof(ULong64_t) * 4);
277 }
278 
279 void AliEmcalTriggerMakerKernel::ReadTriggerData(AliVCaloTrigger *trigger){
280  trigger->Reset();
281  Int_t globCol=-1, globRow=-1;
282  Int_t adcAmp=-1, bitmap = 0;
283  while(trigger->Next()){
284  // get position in global 2x2 tower coordinates
285  // A0 left bottom (0,0)
286  trigger->GetPosition(globCol, globRow);
287  Int_t absId = -1;
288  fGeometry->GetAbsFastORIndexFromPositionInEMCAL(globCol, globRow, absId);
289  // exclude channel completely if it is masked as hot channel
290  if (fBadChannels.find(absId) != fBadChannels.end()) continue;
291  // for some strange reason some ADC amps are initialized in reconstruction
292  // as -1, neglect those
293  trigger->GetL1TimeSum(adcAmp);
294  if (adcAmp < 0) adcAmp = 0;
295  trigger->GetTriggerBits(bitmap);
296 
297  if (adcAmp >= fMinL1FastORAmp) {
298  try {
299  (*fPatchADC)(globCol,globRow) = adcAmp;
300  }
302  }
303  try {
304  (*fTriggerBitMap)(globCol, globRow) = bitmap;
305  }
307  }
308  }
309 
310  // Handling for L0 triggers
311  // For the ADC value we use fCaloTriggers->GetAmplitude()
312  // In data, all patches which have 4 TRUs with proper level0 times are
313  // valid trigger patches. Therefore we need to check all neighbors for
314  // the level0 times, not only the bottom left. In order to obtain this
315  // information, a lookup table with the L0 times for each TRU is created
316  Float_t amplitude(0);
317  trigger->GetAmplitude(amplitude);
318  amplitude *= 4; // values are shifted by 2 bits to fit in a 10 bit word (on the hardware side)
319  amplitude -= fFastORPedestal[absId];
320  if(amplitude < 0) amplitude = 0;
321  if (amplitude >= fMinL0FastORAmp) {
322  (*fPatchAmplitudes)(globCol,globRow) = amplitude;
323  Int_t nl0times(0);
324  trigger->GetNL0Times(nl0times);
325  if(nl0times){
326  TArrayI l0times(nl0times);
327  trigger->GetL0Times(l0times.GetArray());
328  for(int itime = 0; itime < nl0times; itime++){
329  (*fLevel0TimeMap)(globCol,globRow) = static_cast<Char_t>(l0times[itime]);
330  break;
331  }
332  }
333  }
334  }
335 }
336 
337 void AliEmcalTriggerMakerKernel::ReadCellData(AliVCaloCells *cells){
338  // fill the patch ADCs from cells
339  Int_t nCell = cells->GetNumberOfCells();
340  for(Int_t iCell = 0; iCell < nCell; ++iCell) {
341  // get the cell info, based in index in array
342  Short_t cellId = cells->GetCellNumber(iCell);
343 
344  // Check bad channel map
345  if (fOfflineBadChannels.find(cellId) != fOfflineBadChannels.end()) {
346  AliDebug(10, Form("%hd is a bad channel, skipped.", cellId));
347  continue;
348  }
349 
350  Double_t amp = cells->GetAmplitude(iCell),
351  celltime = cells->GetTime(iCell);
352  if(TMath::Abs(celltime) > fMaxAbsCellTime) continue;
353  if(amp < fMinCellAmplitude) continue;
354  // get position
355  Int_t absId=-1;
356  fGeometry->GetFastORIndexFromCellIndex(cellId, absId);
358  // Exclude FEE amplitudes from cells which are within a TRU which is masked at
359  // online level. Using this the online acceptance can be applied to offline
360  // patches as well.
361  if(fBadChannels.find(absId) != fBadChannels.end()) continue;
362  }
363  Int_t globCol=-1, globRow=-1;
364  fGeometry->GetPositionInEMCALFromAbsFastORIndex(absId, globCol, globRow);
365  // add
366  amp /= fADCtoGeV;
367  try {
368  if (amp >= fMinCellAmp) (*fPatchADCSimple)(globCol,globRow) += amp;
369  }
371  }
372  }
373 }
374 
376  // get the V0 value and compute and set the offline thresholds
377  // get V0, compute thresholds and save them as global parameters
378  ULong64_t v0S = vzerodata->GetTriggerChargeA() + vzerodata->GetTriggerChargeC();
379  for (Int_t i = 0; i < 4; ++i) {
380  // A*V0^2/2^32+B*V0/2^16+C
381  fL1ThresholdsOffline[i]= ( ((ULong64_t)fThresholdConstants[i][0]) * v0S * v0S ) >> 32;
382  fL1ThresholdsOffline[i] += ( ((ULong64_t)fThresholdConstants[i][1]) * v0S ) >> 16;
383  fL1ThresholdsOffline[i] += ((ULong64_t)fThresholdConstants[i][2]);
384  }
385 }
386 
387 TObjArray *AliEmcalTriggerMakerKernel::CreateTriggerPatches(const AliVEvent *inputevent, Bool_t useL0amp){
388  //std::cout << "Finding trigger patches" << std::endl;
389  //AliEMCALTriggerPatchInfo *trigger, *triggerMainJet, *triggerMainGamma, *triggerMainLevel0;
390  //AliEMCALTriggerPatchInfo *triggerMainJetSimple, *triggerMainGammaSimple;
391 
392  if (useL0amp) {
394  }
395  else {
396  fADCtoGeV = EMCALTrigger::kEMCL1ADCtoGeV;
397  }
398 
399  Double_t vertexpos[3];
400  inputevent->GetPrimaryVertex()->GetXYZ(vertexpos);
401  TVector3 vertexvec(vertexpos);
402 
403  Int_t isMC = fIsMC ? 1 : 0;
404  Int_t offset = (1 - isMC) * fTriggerBitConfig->GetTriggerTypesEnd();
405 
406  // Create trigger bit masks. They are needed later to remove
407  // trigger bits from the trigger bit mask for non-matching patch types
408  Int_t jetPatchMask = 1 << fTriggerBitConfig->GetJetHighBit()
409  | 1 << fTriggerBitConfig->GetJetLowBit()
410  | 1 << (fTriggerBitConfig->GetJetHighBit() + fTriggerBitConfig->GetTriggerTypesEnd())
411  | 1 << (fTriggerBitConfig->GetJetLowBit() + fTriggerBitConfig->GetTriggerTypesEnd()),
412  gammaPatchMask = 1 << fTriggerBitConfig->GetGammaHighBit()
413  | 1 << fTriggerBitConfig->GetGammaLowBit()
414  | 1 << (fTriggerBitConfig->GetGammaHighBit() + fTriggerBitConfig->GetTriggerTypesEnd())
415  | 1 << (fTriggerBitConfig->GetGammaLowBit() + fTriggerBitConfig->GetTriggerTypesEnd()),
416  bkgPatchMask = 1 << fTriggerBitConfig->GetBkgBit();
417  //l0PatchMask = 1 << fTriggerBitConfig->GetLevel0Bit();
418 
419  std::vector<AliEMCALTriggerRawPatch> patches;
420  if (fPatchFinder) {
421  if (useL0amp) {
422  patches = fPatchFinder->FindPatches(*fPatchAmplitudes, *fPatchADCSimple);
423  }
424  else {
425  patches = fPatchFinder->FindPatches(*fPatchADC, *fPatchADCSimple);
426  }
427  }
428  TObjArray *result = new TObjArray(1000);
429  result->SetOwner(kTRUE);
430  for(std::vector<AliEMCALTriggerRawPatch>::iterator patchit = patches.begin(); patchit != patches.end(); ++patchit){
431  // Apply offline and recalc selection
432  // Remove unwanted bits from the online bits (gamma bits from jet patches and vice versa)
433  Int_t offlinebits = 0, onlinebits = (*fTriggerBitMap)(patchit->GetColStart(), patchit->GetRowStart());
434  if(HasPHOSOverlap(*patchit)) continue;
435  if(IsGammaPatch(*patchit)){
436  if(patchit->GetADC() > fL1ThresholdsOffline[1]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetGammaHighBit());
437  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[1]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetGammaHighBit());
438  if(patchit->GetADC() > fL1ThresholdsOffline[3]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetGammaLowBit());
439  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[3]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetGammaLowBit());
440  onlinebits &= gammaPatchMask;
441  }
442  if (IsJetPatch(*patchit)){
443  if(patchit->GetADC() > fL1ThresholdsOffline[0]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetJetHighBit());
444  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[0]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetJetHighBit());
445  if(patchit->GetADC() > fL1ThresholdsOffline[2]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetJetLowBit());
446  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[2]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetJetLowBit());
447  onlinebits &= jetPatchMask;
448  }
449  if (IsBkgPatch(*patchit)){
450  if(patchit->GetADC() > fBkgThreshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetBkgBit());
451  if(patchit->GetOfflineADC() > fBkgThreshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetBkgBit());
452  onlinebits &= bkgPatchMask;
453  }
454  // convert
455  AliEMCALTriggerPatchInfo *fullpatch = AliEMCALTriggerPatchInfo::CreateAndInitialize(patchit->GetColStart(), patchit->GetRowStart(),
456  patchit->GetPatchSize(), patchit->GetADC(), patchit->GetOfflineADC(), patchit->GetOfflineADC() * fADCtoGeV,
457  onlinebits | offlinebits, vertexvec, fGeometry);
458  fullpatch->SetTriggerBitConfig(fTriggerBitConfig);
459  fullpatch->SetOffSet(offset);
460  result->Add(fullpatch);
461  }
462 
463  // Find Level0 patches
464  std::vector<AliEMCALTriggerRawPatch> l0patches;
465  if (fLevel0PatchFinder) l0patches = fLevel0PatchFinder->FindPatches(*fPatchAmplitudes, *fPatchADCSimple);
466  for(std::vector<AliEMCALTriggerRawPatch>::iterator patchit = l0patches.begin(); patchit != l0patches.end(); ++patchit){
467  Int_t offlinebits = 0, onlinebits = 0;
468  if(HasPHOSOverlap(*patchit)) continue;
469  ELevel0TriggerStatus_t L0status = CheckForL0(patchit->GetColStart(), patchit->GetRowStart());
470  if (L0status == kNotLevel0) continue;
471  if (L0status == kLevel0Fired) SETBIT(onlinebits, fTriggerBitConfig->GetLevel0Bit());
472  if (patchit->GetADC() > fL0Threshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetLevel0Bit());
473  if (patchit->GetOfflineADC() > fL0Threshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetLevel0Bit());
474 
475  AliEMCALTriggerPatchInfo *fullpatch = AliEMCALTriggerPatchInfo::CreateAndInitialize(patchit->GetColStart(), patchit->GetRowStart(),
476  patchit->GetPatchSize(), patchit->GetADC(), patchit->GetOfflineADC(), patchit->GetOfflineADC() * fADCtoGeV,
477  onlinebits | offlinebits, vertexvec, fGeometry);
478  fullpatch->SetTriggerBitConfig(fTriggerBitConfig);
479  result->Add(fullpatch);
480  }
481  // std::cout << "Finished finding trigger patches" << std::endl;
482  return result;
483 }
484 
487 
488  if(col < 0 || row < 0){
489  AliError(Form("Patch outside range [col %d, row %d]", col, row));
490  return kNotLevel0;
491  }
492  Int_t truref(-1), trumod(-1), absFastor(-1), adc(-1);
493  fGeometry->GetAbsFastORIndexFromPositionInEMCAL(col, row, absFastor);
494  fGeometry->GetTRUFromAbsFastORIndex(absFastor, truref, adc);
495  int nvalid(0);
496  const int kNRowsPhi = fGeometry->GetNTotalTRU() * 2;
497  for(int ipos = 0; ipos < 2; ipos++){
498  if(row + ipos >= kNRowsPhi) continue; // boundary check
499  for(int jpos = 0; jpos < 2; jpos++){
500  if(col + jpos >= kColsEta) continue; // boundary check
501  // Check whether we are in the same TRU
502  trumod = -1;
503  fGeometry->GetAbsFastORIndexFromPositionInEMCAL(col+jpos, row+ipos, absFastor);
504  fGeometry->GetTRUFromAbsFastORIndex(absFastor, trumod, adc);
505  if(trumod != truref) {
506  result = kNotLevel0;
507  return result;
508  }
509  if(col + jpos >= kColsEta) AliError(Form("Boundary error in col [%d, %d + %d]", col + jpos, col, jpos));
510  if(row + ipos >= kNRowsPhi) AliError(Form("Boundary error in row [%d, %d + %d]", row + ipos, row, ipos));
511  Char_t l0times = (*fLevel0TimeMap)(col + jpos,row + ipos);
512  if(l0times > fL0MinTime && l0times < fL0MaxTime) nvalid++;
513  }
514  }
515  if (nvalid == 4) result = kLevel0Fired;
516  return result;
517 }
518 
520  fBadChannels.clear();
521 }
522 
524  fOfflineBadChannels.clear();
525 }
526 
527 Bool_t AliEmcalTriggerMakerKernel::IsGammaPatch(const AliEMCALTriggerRawPatch &patch) const {
528  ULong_t bitmask = patch.GetBitmask(), testmask = 1 << fTriggerBitConfig->GetGammaHighBit() | 1 << fTriggerBitConfig->GetGammaLowBit();
529  return bitmask & testmask;
530 }
531 
532 Bool_t AliEmcalTriggerMakerKernel::IsJetPatch(const AliEMCALTriggerRawPatch &patch) const {
533  ULong_t bitmask = patch.GetBitmask(), testmask = 1 << fTriggerBitConfig->GetJetHighBit() | 1 << fTriggerBitConfig->GetJetLowBit();
534  return bitmask & testmask;
535 }
536 
537 Bool_t AliEmcalTriggerMakerKernel::IsBkgPatch(const AliEMCALTriggerRawPatch &patch) const {
538  ULong_t bitmask = patch.GetBitmask(), testmask = 1 << fTriggerBitConfig->GetBkgBit();
539  return bitmask & testmask;
540 }
541 
542 void AliEmcalTriggerMakerKernel::SetTriggerBitConfig(const AliEMCALTriggerBitConfig *const config) {
543  if (config == fTriggerBitConfig) return;
545  fTriggerBitConfig = config;
546 }
547 
548 bool AliEmcalTriggerMakerKernel::HasPHOSOverlap(const AliEMCALTriggerRawPatch &patch) const {
549  const int kEtaMinPhos = 16, kEtaMaxPhos = 31, kPhiMinPhos = 64, kPhiMaxPhos = 99;
550  if(patch.GetRowStart() + patch.GetPatchSize() -1 < kPhiMinPhos) return false; // EMCAL Patch
551  if(patch.GetRowStart() > kPhiMaxPhos) return false; // DCAL 1/3 supermodule
552  if(patch.GetColStart() + patch.GetPatchSize() -1 < kEtaMinPhos) return false;
553  if(patch.GetColStart() > kEtaMaxPhos) return false;
554  return true;
555 }
Int_t fBkgThreshold
threshold for the background patches (8x8)
ELevel0TriggerStatus_t CheckForL0(Int_t col, Int_t row) const
double Double_t
Definition: External.C:58
Double_t fMinCellAmplitude
Minimum amplitude in cell required to be considered for filling the data grid.
Bool_t IsGammaPatch(const AliEMCALTriggerRawPatch &patch) const
Bool_t IsBkgPatch(const AliEMCALTriggerRawPatch &patch) const
char Char_t
Definition: External.C:18
TObjArray * CreateTriggerPatches(const AliVEvent *inputevent, Bool_t useL0amp=kFALSE)
bool HasPHOSOverlap(const AliEMCALTriggerRawPatch &patch) const
AliEMCALTriggerDataGrid< int > * fTriggerBitMap
! Map of trigger bits
void ReadFastORBadChannelFromStream(std::istream &stream)
TArrayF fFastORPedestal
FastOR pedestal.
void SetTriggerBitConfig(const AliEMCALTriggerBitConfig *const config)
Int_t fMinCellAmp
Minimum offline amplitude of the cells used to generate the patches.
void ReadFastORBadChannelFromFile(const char *fname)
Bool_t fApplyOnlineBadChannelsToOffline
Apply online bad channels to offline ADC values.
void ReadTriggerData(AliVCaloTrigger *trigger)
Int_t fMinL1FastORAmp
Minimum L1 amplitude of the FastORs used to generate the patches.
const AliEMCALTriggerBitConfig * fTriggerBitConfig
Trigger bit configuration, aliroot-dependent.
const AliEMCALGeometry * fGeometry
! Underlying EMCAL geometry
ULong64_t fL1ThresholdsOffline[4]
container for V0-dependent offline thresholds
int Int_t
Definition: External.C:63
void ReadOfflineBadChannelFromFile(const char *fname)
unsigned int UInt_t
Definition: External.C:33
Int_t fThresholdConstants[4][3]
simple offline trigger thresholds constants
float Float_t
Definition: External.C:68
Double_t fADCtoGeV
! Conversion factor from ADC to GeV
void AddL1TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
void SetL0TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
void ReadOfflineBadChannelFromStream(std::istream &stream)
void SetFastORPedestal(Short_t absId, Float_t ped)
unsigned long ULong_t
Definition: External.C:38
std::set< Short_t > fBadChannels
Container of bad channels.
Int_t fDebugLevel
Int_t fL0Threshold
threshold for the L0 patches (2x2)
AliEMCALTriggerDataGrid< double > * fPatchAmplitudes
! TRU Amplitudes (for L0)
Manager for constants used in the trigger maker.
short Short_t
Definition: External.C:23
void BuildL1ThresholdsOffline(const AliVVZERO *vzdata)
AliEMCALTriggerDataGrid< double > * fPatchADC
! ADC values map
Bool_t isMC
Int_t fMinL0FastORAmp
Minimum L0 amplitude of the FastORs used to generate the patches.
ClassImp(AliAnalysisTaskCRC) AliAnalysisTaskCRC
std::set< Short_t > fOfflineBadChannels
Abd ID of offline bad channels.
AliEMCALTriggerPatchFinder< double > * fPatchFinder
The actual patch finder.
TFile * file
AliEMCALTriggerDataGrid< double > * fPatchADCSimple
! patch map for simple offline trigger
Kernel of the EMCAL trigger patch maker.
void ReadFastORPedestalFromFile(const char *fname)
AliEMCALTriggerDataGrid< char > * fLevel0TimeMap
! Map needed to store the level0 times
AliEMCALTriggerAlgorithm< double > * fLevel0PatchFinder
Patch finder for Level0 patches.
Bool_t IsJetPatch(const AliEMCALTriggerRawPatch &patch) const
bool Bool_t
Definition: External.C:53
Double_t fMaxAbsCellTime
Maximum allowed abs cell time (default - 1)
void ReadFastORPedestalFromStream(std::istream &stream)
void ReadCellData(AliVCaloCells *cells)
const Double_t kEMCL0ADCtoGeV_AP