AliPhysics  8a081d7 (8a081d7)
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
AliEmcalTriggerMakerKernel.cxx
Go to the documentation of this file.
1 /**************************************************************************
2  * Copyright(c) 1998-2015, ALICE Experiment at CERN, All rights reserved. *
3  * *
4  * Author: The ALICE Off-line Project. *
5  * Contributors are mentioned in the code where appropriate. *
6  * *
7  * Permission to use, copy, modify and distribute this software and its *
8  * documentation strictly for non-commercial purposes is hereby granted *
9  * without fee, provided that the above copyright notice appears in all *
10  * copies and that both the copyright notice and this permission notice *
11  * appear in the supporting documentation. The authors make no claims *
12  * about the suitability of this software for any purpose. It is *
13  * provided "as is" without express or implied warranty. *
14  **************************************************************************/
15 #include <iostream>
16 #include <vector>
17 #include <cstring>
18 #include <fstream>
19 
20 #include <TArrayI.h>
21 #include <TObjArray.h>
22 
23 #include "AliAODCaloTrigger.h"
24 #include "AliEMCALGeometry.h"
25 #include "AliEMCALTriggerConstants.h"
26 #include "AliEMCALTriggerDataGrid.h"
27 #include "AliEMCALTriggerPatchInfo.h"
28 #include "AliEMCALTriggerPatchFinder.h"
29 #include "AliEMCALTriggerAlgorithm.h"
30 #include "AliEMCALTriggerRawPatch.h"
33 #include "AliLog.h"
34 #include "AliVCaloCells.h"
35 #include "AliVCaloTrigger.h"
36 #include "AliVEvent.h"
37 #include "AliVVZERO.h"
38 
42 
44  TObject(),
45  fBadChannels(),
46  fOfflineBadChannels(),
47  fFastORPedestal(5000),
48  fTriggerBitConfig(NULL),
49  fPatchFinder(NULL),
50  fLevel0PatchFinder(NULL),
51  fL0MinTime(7),
52  fL0MaxTime(10),
53  fMinCellAmp(0),
54  fMinL0FastORAmp(0),
55  fMinL1FastORAmp(0),
56  fBkgThreshold(-1),
57  fL0Threshold(0),
58  fIsMC(kFALSE),
59  fDebugLevel(0),
60  fMaxAbsCellTime(1.),
61  fGeometry(NULL),
62  fPatchAmplitudes(NULL),
63  fPatchADCSimple(NULL),
64  fPatchADC(NULL),
65  fLevel0TimeMap(NULL),
66  fTriggerBitMap(NULL),
67  fADCtoGeV(1.)
68 {
69  memset(fThresholdConstants, 0, sizeof(Int_t) * 12);
70  memset(fL1ThresholdsOffline, 0, sizeof(ULong64_t) * 4);
71 }
72 
74  delete fPatchAmplitudes;
75  delete fPatchADCSimple;
76  delete fPatchADC;
77  delete fLevel0TimeMap;
78  delete fTriggerBitMap;
79  delete fPatchFinder;
80  delete fLevel0PatchFinder;
82 }
83 
85  if (!fTriggerBitConfig) {
86  AliWarning("Trigger bit configuration was not provided! Assuming new bit configuration (>= 2013).");
87  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
88  SetTriggerBitConfig(triggerBitConfig);
89  }
90 
96 
97  // Allocate containers for the ADC values
98  int nrows = fGeometry->GetNTotalTRU() * 2;
99  std::cout << "Allocating channel grid with 48 columns in eta and " << nrows << " rows in phi" << std::endl;
100  fPatchAmplitudes->Allocate(48, nrows);
101  fPatchADC->Allocate(48, nrows);
102  fPatchADCSimple->Allocate(48, nrows);
103  fLevel0TimeMap->Allocate(48, nrows);
104  fTriggerBitMap->Allocate(48, nrows);
105 }
106 
107 void AliEmcalTriggerMakerKernel::AddL1TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
108 {
110  AliEMCALTriggerAlgorithm<double> *trigger = new AliEMCALTriggerAlgorithm<double>(rowmin, rowmax, bitmask);
111  trigger->SetPatchSize(patchSize);
112  trigger->SetSubregionSize(subregionSize);
113  fPatchFinder->AddTriggerAlgorithm(trigger);
114 }
115 
116 void AliEmcalTriggerMakerKernel::SetL0TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
117 {
119  fLevel0PatchFinder = new AliEMCALTriggerAlgorithm<double>(rowmin, rowmax, bitmask);
120  fLevel0PatchFinder->SetPatchSize(patchSize);
121  fLevel0PatchFinder->SetSubregionSize(subregionSize);
122 }
123 
125 {
126  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
127  SetTriggerBitConfig(triggerBitConfig);
128 
129  // Initialize patch finder
130  if (fPatchFinder) delete fPatchFinder;
132 
133  SetL0TriggerAlgorithm(0, 103, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
134  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
135  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
136  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit() | 1<<fTriggerBitConfig->GetBkgBit(), 8, 4);
137  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit() | 1<<fTriggerBitConfig->GetBkgBit(), 8, 4);
138 }
139 
141 {
142  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
143  SetTriggerBitConfig(triggerBitConfig);
144 
145  // Initialize patch finder
146  if (fPatchFinder) delete fPatchFinder;
148 
149  SetL0TriggerAlgorithm(0, 103, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
150  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
151  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
152  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit(), 16, 4);
153  AddL1TriggerAlgorithm(64, 103, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit(), 8, 4);
154 }
155 
157 {
158  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigNew();
159  SetTriggerBitConfig(triggerBitConfig);
160 
161  // Initialize patch finder
162  if (fPatchFinder) delete fPatchFinder;
164 
165  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
166  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit() | 1<<fTriggerBitConfig->GetGammaLowBit(), 2, 1);
167  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit() | 1<<fTriggerBitConfig->GetJetLowBit(), 16, 4);
168 }
169 
171 {
172  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigOld();
173  SetTriggerBitConfig(triggerBitConfig);
174 
175  // Initialize patch finder
176  if (fPatchFinder) delete fPatchFinder;
178 
179  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
180  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit(), 2, 1);
181  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit(), 16, 4);
182 }
183 
185 {
186  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigOld();
187  SetTriggerBitConfig(triggerBitConfig);
188 
189  // Initialize patch finder
190  if (fPatchFinder) delete fPatchFinder;
192 
193  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
194  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetGammaHighBit(), 2, 1);
195  AddL1TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetJetHighBit(), 16, 4);
196 }
197 
199 {
200  AliEMCALTriggerBitConfig* triggerBitConfig = new AliEMCALTriggerBitConfigOld();
201  SetTriggerBitConfig(triggerBitConfig);
202 
203  // Initialize patch finder
204  if (fPatchFinder) delete fPatchFinder;
206 
207  SetL0TriggerAlgorithm(0, 63, 1<<fTriggerBitConfig->GetLevel0Bit(), 2, 1);
208 }
209 
211 {
212  Short_t absId = 0;
213 
214  while (stream.good()) {
215  stream >> absId;
216  AddOfflineBadChannel(absId);
217  }
218 }
219 
221 {
222  std::ifstream file(fname);
224 }
225 
227 {
228  Short_t absId = -1;
229 
230  while (stream.good()) {
231  stream >> absId;
232  AddFastORBadChannel(absId);
233  }
234 }
235 
237 {
238  std::ifstream file(fname);
240 }
241 
242 void AliEmcalTriggerMakerKernel::SetFastORPedestal(Short_t absId, Float_t ped)
243 {
244  if (absId < 0 || absId >= fFastORPedestal.GetSize()) {
245  AliWarning(Form("Abs. ID %d out of range (0,5000)", absId));
246  return;
247  }
248  fFastORPedestal[absId] = ped;
249 }
250 
252 {
253  Short_t absId = 0;
254  Float_t ped = 0;
255  while (stream.good()) {
256  stream >> ped;
257  SetFastORPedestal(absId, ped);
258  absId++;
259  }
260 }
261 
263 {
264  std::ifstream file(fname);
266 }
267 
269  fPatchAmplitudes->Reset();
270  fPatchADC->Reset();
271  fPatchADCSimple->Reset();
272  fLevel0TimeMap->Reset();
273  fTriggerBitMap->Reset();
274  memset(fL1ThresholdsOffline, 0, sizeof(ULong64_t) * 4);
275 }
276 
277 void AliEmcalTriggerMakerKernel::ReadTriggerData(AliVCaloTrigger *trigger){
278  trigger->Reset();
279  Int_t globCol=-1, globRow=-1;
280  Int_t adcAmp=-1, bitmap = 0;
281  while(trigger->Next()){
282  // get position in global 2x2 tower coordinates
283  // A0 left bottom (0,0)
284  trigger->GetPosition(globCol, globRow);
285  Int_t absId = -1;
286  fGeometry->GetAbsFastORIndexFromPositionInEMCAL(globCol, globRow, absId);
287  // exclude channel completely if it is masked as hot channel
288  if (fBadChannels.find(absId) != fBadChannels.end()) continue;
289  // for some strange reason some ADC amps are initialized in reconstruction
290  // as -1, neglect those
291  trigger->GetL1TimeSum(adcAmp);
292  if (adcAmp < 0) adcAmp = 0;
293  trigger->GetTriggerBits(bitmap);
294 
295  if (adcAmp >= fMinL1FastORAmp) {
296  try {
297  (*fPatchADC)(globCol,globRow) = adcAmp;
298  }
300  }
301  try {
302  (*fTriggerBitMap)(globCol, globRow) = bitmap;
303  }
305  }
306  }
307 
308  // Handling for L0 triggers
309  // For the ADC value we use fCaloTriggers->GetAmplitude()
310  // In data, all patches which have 4 TRUs with proper level0 times are
311  // valid trigger patches. Therefore we need to check all neighbors for
312  // the level0 times, not only the bottom left. In order to obtain this
313  // information, a lookup table with the L0 times for each TRU is created
314  Float_t amplitude(0);
315  trigger->GetAmplitude(amplitude);
316  amplitude *= 4; // values are shifted by 2 bits to fit in a 10 bit word (on the hardware side)
317  amplitude -= fFastORPedestal[absId];
318  if(amplitude < 0) amplitude = 0;
319  if (amplitude >= fMinL0FastORAmp) {
320  (*fPatchAmplitudes)(globCol,globRow) = amplitude;
321  Int_t nl0times(0);
322  trigger->GetNL0Times(nl0times);
323  if(nl0times){
324  TArrayI l0times(nl0times);
325  trigger->GetL0Times(l0times.GetArray());
326  for(int itime = 0; itime < nl0times; itime++){
327  (*fLevel0TimeMap)(globCol,globRow) = static_cast<Char_t>(l0times[itime]);
328  break;
329  }
330  }
331  }
332  }
333 }
334 
335 void AliEmcalTriggerMakerKernel::ReadCellData(AliVCaloCells *cells){
336  // fill the patch ADCs from cells
337  Int_t nCell = cells->GetNumberOfCells();
338  for(Int_t iCell = 0; iCell < nCell; ++iCell) {
339  // get the cell info, based in index in array
340  Short_t cellId = cells->GetCellNumber(iCell);
341 
342  // Check bad channel map
343  if (fOfflineBadChannels.find(cellId) != fOfflineBadChannels.end()) {
344  AliDebug(10, Form("%hd is a bad channel, skipped.", cellId));
345  continue;
346  }
347 
348  Double_t amp = cells->GetAmplitude(iCell),
349  celltime = cells->GetTime(iCell);
350  if(TMath::Abs(celltime) > fMaxAbsCellTime) continue;
351  // get position
352  Int_t absId=-1;
353  fGeometry->GetFastORIndexFromCellIndex(cellId, absId);
354  Int_t globCol=-1, globRow=-1;
355  fGeometry->GetPositionInEMCALFromAbsFastORIndex(absId, globCol, globRow);
356  // add
357  amp /= fADCtoGeV;
358  try {
359  if (amp >= fMinCellAmp) (*fPatchADCSimple)(globCol,globRow) += amp;
360  }
362  }
363  }
364 }
365 
367  // get the V0 value and compute and set the offline thresholds
368  // get V0, compute thresholds and save them as global parameters
369  ULong64_t v0S = vzerodata->GetTriggerChargeA() + vzerodata->GetTriggerChargeC();
370  for (Int_t i = 0; i < 4; ++i) {
371  // A*V0^2/2^32+B*V0/2^16+C
372  fL1ThresholdsOffline[i]= ( ((ULong64_t)fThresholdConstants[i][0]) * v0S * v0S ) >> 32;
373  fL1ThresholdsOffline[i] += ( ((ULong64_t)fThresholdConstants[i][1]) * v0S ) >> 16;
374  fL1ThresholdsOffline[i] += ((ULong64_t)fThresholdConstants[i][2]);
375  }
376 }
377 
378 TObjArray *AliEmcalTriggerMakerKernel::CreateTriggerPatches(const AliVEvent *inputevent, Bool_t useL0amp){
379  //std::cout << "Finding trigger patches" << std::endl;
380  //AliEMCALTriggerPatchInfo *trigger, *triggerMainJet, *triggerMainGamma, *triggerMainLevel0;
381  //AliEMCALTriggerPatchInfo *triggerMainJetSimple, *triggerMainGammaSimple;
382 
383  if (useL0amp) {
385  }
386  else {
387  fADCtoGeV = EMCALTrigger::kEMCL1ADCtoGeV;
388  }
389 
390  Double_t vertexpos[3];
391  inputevent->GetPrimaryVertex()->GetXYZ(vertexpos);
392  TVector3 vertexvec(vertexpos);
393 
394  Int_t isMC = fIsMC ? 1 : 0;
395  Int_t offset = (1 - isMC) * fTriggerBitConfig->GetTriggerTypesEnd();
396 
397  // Create trigger bit masks. They are needed later to remove
398  // trigger bits from the trigger bit mask for non-matching patch types
399  Int_t jetPatchMask = 1 << fTriggerBitConfig->GetJetHighBit()
400  | 1 << fTriggerBitConfig->GetJetLowBit()
401  | 1 << (fTriggerBitConfig->GetJetHighBit() + fTriggerBitConfig->GetTriggerTypesEnd())
402  | 1 << (fTriggerBitConfig->GetJetLowBit() + fTriggerBitConfig->GetTriggerTypesEnd()),
403  gammaPatchMask = 1 << fTriggerBitConfig->GetGammaHighBit()
404  | 1 << fTriggerBitConfig->GetGammaLowBit()
405  | 1 << (fTriggerBitConfig->GetGammaHighBit() + fTriggerBitConfig->GetTriggerTypesEnd())
406  | 1 << (fTriggerBitConfig->GetGammaLowBit() + fTriggerBitConfig->GetTriggerTypesEnd()),
407  bkgPatchMask = 1 << fTriggerBitConfig->GetBkgBit();
408  //l0PatchMask = 1 << fTriggerBitConfig->GetLevel0Bit();
409 
410  std::vector<AliEMCALTriggerRawPatch> patches;
411  if (fPatchFinder) {
412  if (useL0amp) {
413  patches = fPatchFinder->FindPatches(*fPatchAmplitudes, *fPatchADCSimple);
414  }
415  else {
416  patches = fPatchFinder->FindPatches(*fPatchADC, *fPatchADCSimple);
417  }
418  }
419  TObjArray *result = new TObjArray(1000);
420  result->SetOwner(kTRUE);
421  for(std::vector<AliEMCALTriggerRawPatch>::iterator patchit = patches.begin(); patchit != patches.end(); ++patchit){
422  // Apply offline and recalc selection
423  // Remove unwanted bits from the online bits (gamma bits from jet patches and vice versa)
424  Int_t offlinebits = 0, onlinebits = (*fTriggerBitMap)(patchit->GetColStart(), patchit->GetRowStart());
425  if(HasPHOSOverlap(*patchit)) continue;
426  if(IsGammaPatch(*patchit)){
427  if(patchit->GetADC() > fL1ThresholdsOffline[1]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetGammaHighBit());
428  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[1]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetGammaHighBit());
429  if(patchit->GetADC() > fL1ThresholdsOffline[3]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetGammaLowBit());
430  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[3]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetGammaLowBit());
431  onlinebits &= gammaPatchMask;
432  }
433  if (IsJetPatch(*patchit)){
434  if(patchit->GetADC() > fL1ThresholdsOffline[0]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetJetHighBit());
435  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[0]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetJetHighBit());
436  if(patchit->GetADC() > fL1ThresholdsOffline[2]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetJetLowBit());
437  if(patchit->GetOfflineADC() > fL1ThresholdsOffline[2]) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetJetLowBit());
438  onlinebits &= jetPatchMask;
439  }
440  if (IsBkgPatch(*patchit)){
441  if(patchit->GetADC() > fBkgThreshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetBkgBit());
442  if(patchit->GetOfflineADC() > fBkgThreshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetBkgBit());
443  onlinebits &= bkgPatchMask;
444  }
445  // convert
446  AliEMCALTriggerPatchInfo *fullpatch = AliEMCALTriggerPatchInfo::CreateAndInitialize(patchit->GetColStart(), patchit->GetRowStart(),
447  patchit->GetPatchSize(), patchit->GetADC(), patchit->GetOfflineADC(), patchit->GetOfflineADC() * fADCtoGeV,
448  onlinebits | offlinebits, vertexvec, fGeometry);
449  fullpatch->SetTriggerBitConfig(fTriggerBitConfig);
450  fullpatch->SetOffSet(offset);
451  result->Add(fullpatch);
452  }
453 
454  // Find Level0 patches
455  std::vector<AliEMCALTriggerRawPatch> l0patches;
456  if (fLevel0PatchFinder) l0patches = fLevel0PatchFinder->FindPatches(*fPatchAmplitudes, *fPatchADCSimple);
457  for(std::vector<AliEMCALTriggerRawPatch>::iterator patchit = l0patches.begin(); patchit != l0patches.end(); ++patchit){
458  Int_t offlinebits = 0, onlinebits = 0;
459  if(HasPHOSOverlap(*patchit)) continue;
460  ELevel0TriggerStatus_t L0status = CheckForL0(patchit->GetColStart(), patchit->GetRowStart());
461  if (L0status == kNotLevel0) continue;
462  if (L0status == kLevel0Fired) SETBIT(onlinebits, fTriggerBitConfig->GetLevel0Bit());
463  if (patchit->GetADC() > fL0Threshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kRecalcOffset + fTriggerBitConfig->GetLevel0Bit());
464  if (patchit->GetOfflineADC() > fL0Threshold) SETBIT(offlinebits, AliEMCALTriggerPatchInfo::kOfflineOffset + fTriggerBitConfig->GetLevel0Bit());
465 
466  AliEMCALTriggerPatchInfo *fullpatch = AliEMCALTriggerPatchInfo::CreateAndInitialize(patchit->GetColStart(), patchit->GetRowStart(),
467  patchit->GetPatchSize(), patchit->GetADC(), patchit->GetOfflineADC(), patchit->GetOfflineADC() * fADCtoGeV,
468  onlinebits | offlinebits, vertexvec, fGeometry);
469  fullpatch->SetTriggerBitConfig(fTriggerBitConfig);
470  result->Add(fullpatch);
471  }
472  // std::cout << "Finished finding trigger patches" << std::endl;
473  return result;
474 }
475 
478 
479  if(col < 0 || row < 0){
480  AliError(Form("Patch outside range [col %d, row %d]", col, row));
481  return kNotLevel0;
482  }
483  Int_t truref(-1), trumod(-1), absFastor(-1), adc(-1);
484  fGeometry->GetAbsFastORIndexFromPositionInEMCAL(col, row, absFastor);
485  fGeometry->GetTRUFromAbsFastORIndex(absFastor, truref, adc);
486  int nvalid(0);
487  const int kNRowsPhi = fGeometry->GetNTotalTRU() * 2;
488  for(int ipos = 0; ipos < 2; ipos++){
489  if(row + ipos >= kNRowsPhi) continue; // boundary check
490  for(int jpos = 0; jpos < 2; jpos++){
491  if(col + jpos >= kColsEta) continue; // boundary check
492  // Check whether we are in the same TRU
493  trumod = -1;
494  fGeometry->GetAbsFastORIndexFromPositionInEMCAL(col+jpos, row+ipos, absFastor);
495  fGeometry->GetTRUFromAbsFastORIndex(absFastor, trumod, adc);
496  if(trumod != truref) {
497  result = kNotLevel0;
498  return result;
499  }
500  if(col + jpos >= kColsEta) AliError(Form("Boundary error in col [%d, %d + %d]", col + jpos, col, jpos));
501  if(row + ipos >= kNRowsPhi) AliError(Form("Boundary error in row [%d, %d + %d]", row + ipos, row, ipos));
502  Char_t l0times = (*fLevel0TimeMap)(col + jpos,row + ipos);
503  if(l0times > fL0MinTime && l0times < fL0MaxTime) nvalid++;
504  }
505  }
506  if (nvalid == 4) result = kLevel0Fired;
507  return result;
508 }
509 
510 Bool_t AliEmcalTriggerMakerKernel::IsGammaPatch(const AliEMCALTriggerRawPatch &patch) const {
511  ULong_t bitmask = patch.GetBitmask(), testmask = 1 << fTriggerBitConfig->GetGammaHighBit() | 1 << fTriggerBitConfig->GetGammaLowBit();
512  return bitmask & testmask;
513 }
514 
515 Bool_t AliEmcalTriggerMakerKernel::IsJetPatch(const AliEMCALTriggerRawPatch &patch) const {
516  ULong_t bitmask = patch.GetBitmask(), testmask = 1 << fTriggerBitConfig->GetJetHighBit() | 1 << fTriggerBitConfig->GetJetLowBit();
517  return bitmask & testmask;
518 }
519 
520 Bool_t AliEmcalTriggerMakerKernel::IsBkgPatch(const AliEMCALTriggerRawPatch &patch) const {
521  ULong_t bitmask = patch.GetBitmask(), testmask = 1 << fTriggerBitConfig->GetBkgBit();
522  return bitmask & testmask;
523 }
524 
525 void AliEmcalTriggerMakerKernel::SetTriggerBitConfig(const AliEMCALTriggerBitConfig *const config) {
526  if (config == fTriggerBitConfig) return;
528  fTriggerBitConfig = config;
529 }
530 
531 bool AliEmcalTriggerMakerKernel::HasPHOSOverlap(const AliEMCALTriggerRawPatch &patch) const {
532  const int kEtaMinPhos = 16, kEtaMaxPhos = 31, kPhiMinPhos = 64, kPhiMaxPhos = 99;
533  if(patch.GetRowStart() + patch.GetPatchSize() -1 < kPhiMinPhos) return false; // EMCAL Patch
534  if(patch.GetRowStart() > kPhiMaxPhos) return false; // DCAL 1/3 supermodule
535  if(patch.GetColStart() + patch.GetPatchSize() -1 < kEtaMinPhos) return false;
536  if(patch.GetColStart() > kEtaMaxPhos) return false;
537  return true;
538 }
Int_t fBkgThreshold
threshold for the background patches (8x8)
ELevel0TriggerStatus_t CheckForL0(Int_t col, Int_t row) const
Bool_t IsGammaPatch(const AliEMCALTriggerRawPatch &patch) const
Bool_t IsBkgPatch(const AliEMCALTriggerRawPatch &patch) const
TObjArray * CreateTriggerPatches(const AliVEvent *inputevent, Bool_t useL0amp=kFALSE)
bool HasPHOSOverlap(const AliEMCALTriggerRawPatch &patch) const
AliEMCALTriggerDataGrid< int > * fTriggerBitMap
! Map of trigger bits
void ReadFastORBadChannelFromStream(std::istream &stream)
TArrayF fFastORPedestal
FastOR pedestal.
void SetTriggerBitConfig(const AliEMCALTriggerBitConfig *const config)
Int_t fMinCellAmp
Minimum offline amplitude of the cells used to generate the patches.
void ReadFastORBadChannelFromFile(const char *fname)
void ReadTriggerData(AliVCaloTrigger *trigger)
Int_t fMinL1FastORAmp
Minimum L1 amplitude of the FastORs used to generate the patches.
const AliEMCALTriggerBitConfig * fTriggerBitConfig
Trigger bit configuration, aliroot-dependent.
const AliEMCALGeometry * fGeometry
! Underlying EMCAL geometry
ULong64_t fL1ThresholdsOffline[4]
container for V0-dependent offline thresholds
void ReadOfflineBadChannelFromFile(const char *fname)
Int_t fThresholdConstants[4][3]
simple offline trigger thresholds constants
Double_t fADCtoGeV
! Conversion factor from ADC to GeV
void AddL1TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
void SetL0TriggerAlgorithm(Int_t rowmin, Int_t rowmax, UInt_t bitmask, Int_t patchSize, Int_t subregionSize)
void ReadOfflineBadChannelFromStream(std::istream &stream)
void SetFastORPedestal(Short_t absId, Float_t ped)
std::set< Short_t > fBadChannels
Container of bad channels.
Int_t fDebugLevel
Int_t fL0Threshold
threshold for the L0 patches (2x2)
AliEMCALTriggerDataGrid< double > * fPatchAmplitudes
! TRU Amplitudes (for L0)
Manager for constants used in the trigger maker.
void BuildL1ThresholdsOffline(const AliVVZERO *vzdata)
AliEMCALTriggerDataGrid< double > * fPatchADC
! ADC values map
Bool_t isMC
Int_t fMinL0FastORAmp
Minimum L0 amplitude of the FastORs used to generate the patches.
ClassImp(AliAnalysisTaskCRC) AliAnalysisTaskCRC
std::set< Short_t > fOfflineBadChannels
Abd ID of offline bad channels.
AliEMCALTriggerPatchFinder< double > * fPatchFinder
The actual patch finder.
TFile * file
AliEMCALTriggerDataGrid< double > * fPatchADCSimple
! patch map for simple offline trigger
Kernel of the EMCAL trigger patch makerThe trigger maker kernel contains the core functionality of th...
void ReadFastORPedestalFromFile(const char *fname)
AliEMCALTriggerDataGrid< char > * fLevel0TimeMap
! Map needed to store the level0 times
AliEMCALTriggerAlgorithm< double > * fLevel0PatchFinder
Patch finder for Level0 patches.
Bool_t IsJetPatch(const AliEMCALTriggerRawPatch &patch) const
Double_t fMaxAbsCellTime
Maximum allowed abs cell time (default - 1)
void ReadFastORPedestalFromStream(std::istream &stream)
void ReadCellData(AliVCaloCells *cells)
const Double_t kEMCL0ADCtoGeV_AP